

one or more logic elements each configured to connect
5 between one of said horizontal routing channels and one of said
vertical routing channels, wherein each of said logic elements
comprises (i) a logic block array, and (ii) an interconnect matrix
coupled to said logic block array, said horizontal routing channel
and said vertical routing channel; and

10 a memory block coupled to either (a) said interconnect
matrix or (b) said horizontal routing channel and said vertical
routing channel.

*Q1
Cont*
6 2. (AMENDED) The programmable logic device according to
claim 1, wherein said memory block comprises a first port connected
to one of said horizontal routing channels and a second port
connected to one of said vertical routing channels.

7 3. The programmable logic device according to claim 2,
wherein said memory block is configured as a synchronous dual port
memory.

8 4. The programmable logic device according to claim 2,
wherein said memory block is configured as an asynchronous dual
port memory.

0 5. The programmable logic device according to claim 2, wherein said memory block is configured as a synchronous FIFO memory.

6. (AMENDED) The programmable logic device of claim 1,

a2 wherein said memory block is coupled to said interconnect matrix.

7. The programmable logic device of claim 1, further comprising a plurality of I/O blocks, wherein each I/O block of said plurality of I/O blocks is connected to a different end of said horizontal and said vertical routing channels.

8. The programmable logic device of claim 7, wherein said I/O blocks are grouped into I/O banks.

9. The programmable logic device of claim 7, wherein said I/O blocks comprise configurable I/O cells.

10. The programmable logic device of claim 1, further comprising one or more dedicated inputs for I/O cell control.

11. The programmable logic device of claim 1, further comprising one or more dedicated clock inputs.

12. The programmable logic device of claim 11, further comprising a phase lock loop circuit configured to generate one or more global clock signals in response to one or more input clock signals.

13. The programmable logic device of claim 10, wherein said dedicated inputs for I/O control comprise a reset input.

14. The programmable logic device of claim 10, wherein said dedicated inputs for I/O control comprise an output enable input.

15. The programmable logic device of claim 10, wherein said dedicated inputs for I/O control comprise a clock enable input.

16. The programmable logic device of claim 11, further comprising a phase lock loop circuit configured to generate one or more global clock signals by multiplying or dividing a frequency of a clock signal presented to said one or more dedicated clock inputs.

Please add the following claims:

17. (ADDED) The programmable logic device of claim 1, wherein said logic block array comprises a plurality of logic blocks.

18. (ADDED) The programmable logic device of claim 17, wherein each logic block of said logic block array comprises a product term array configured to receive inputs from said interconnect matrix.

19. (ADDED) The programmable logic device of claim 18, wherein each of said logic blocks further comprise a plurality of macrocells each having an output coupled to said interconnect matrix.

20. (ADDED) The programmable logic device of claim 19, wherein each of said logic blocks further comprises an OR array coupling said product term array to said plurality of macrocells.

21. (ADDED) The programmable logic device of claim 1, wherein said interconnect matrix comprises a programmable interconnect matrix.

22. (ADDED) The programmable logic device of claim 6, wherein said interconnect matrix couples said memory block to one

of said horizontal routing channels, one of said vertical routing channels, and said logic block array.

23. (ADDED) The programmable logic device of claim 1, comprising a plurality of horizontal routing channels and a plurality of vertical routing channels.

24. (ADDED) The programmable logic device of claim 1, comprising a plurality of logic elements.

25. (ADDED) The programmable logic device of claim 23, comprising at least four logic elements.

Q3
26. (ADDED) A programmable logic device comprising:

Cont
a plurality of horizontal routing channels;

a plurality of vertical routing channels;

a plurality of first memory blocks; and

5 a plurality of logic block arrays, wherein each of said plurality of first memory blocks and each of said plurality of logic block arrays is coupled between one of said plurality of horizontal routing channels and one of said plurality of vertical routing channels.

27. (ADDED) The programmable logic device according to claim 26, wherein each of said first memory blocks comprises a first port connected to one of said horizontal routing channels and a second port connected to one of said vertical routing channels.

187

28. (ADDED) The programmable logic device according to claim 26, wherein each of said first memory blocks is configurable to a mode selected from the group consisting of (i) an asynchronous dual port memory mode, (ii) a synchronous dual port memory mode, 5 and (iii) a synchronous FIFO memory mode.

197

29. (ADDED) The programmable logic device of claim 26, wherein each of said logic block arrays comprises a plurality of programmably interconnected logic blocks, and each of said logic blocks comprises a plurality of macrocells.

Q3

cont

30. (ADDED) The programmable logic device of claim 26, comprising:

M number of horizontal routing channels;

N number of vertical routing channels;

5 N times M number of first memory blocks; and

N times M number of logic block arrays, wherein N plus M is greater than or equal to 2.

31. (ADDED) The programmable logic device of claim 26, wherein each of said logic block arrays further comprises an interconnect matrix coupled to said horizontal routing channel and said vertical routing channel.

23
Cont 32. (ADDED) The programmable logic device of claim 31, wherein each of said logic block arrays further comprises a second memory block coupled to said interconnect matrix.
